• Monolithic device. No mechanical bonding.
Features of SOI Pixel Detector
• High Resistive fully depleted sensor (50um~700um thick) with Low sense node capacitance.  Large S/N.
• On Pixel processing with CMOS circuits.
• Can be operated in wide temperature (1K-570K) range.
• Based on Industry Standard Technology.
• No Latch up and very low Single Event cross section.
• Fabricated with semiconductor process only.  High reliability and Low Cost.
• Fabricated with semiconductor process only.  High reliability and Low Cost. • Cut Top Si and BOX
• High Dose
Substrate Implantation BPW Implantation
• Suppress the Back Gate Effect.
• Shrink pixel size without loosing sensitive area.
• Increase break down voltage with low dose region.
• Reduce electric field in the BOX which improve radiation hardness.
BPW
• Keep Top Si not affected
• Low Dose

Pixel Peripheral
Buried p-Well (BPW) • It also compensate E-field generated by radiation trapped hole.
• Good for Complex function and Counting-type sensor.
• Can be used in High radiation environment. By setting Middle Si potential (Vsoi2） to -5V, IdVg curve returned nearly to pre-irradiation value at 100 kGy(Si) (10 Mrad). 
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• Major cause of the drain current degradation by radiation is Vth increase at gate edge due to positive charge generation in spacer.
• Charge in spacer control the Vth of the parasitic transistor.
• To reduce this effect, lightly doped drain (LDD) dose should be increased.
• Present process has rather low dose in LDD region to aiming lower power. With increasing Implantation dose of PLDD region 6 times higher than present value, the degradation is reduced from 80% to 20% at 112 kGy(Si • Radiation tolerance is improved to more than 10 Mrad by biasing middle Si of the Double SOI.
• NMOS-PMOS active merge reduces layout size very much. This is almost equivalent to go to finer process while keeping analog voltage of 0.2um process (1.8V/3.3V).
• Many kinds of SOI X-ray detectors are developed (or under development) so far.
• Our SOI Pixel process run is open to academic people. Please join the run.
• SOI pixel technology becomes mature. Back-gate and sensor-circuit coupling issues are solved by introducing double SOI wafer.
• Radiation tolerance is improved to more than 10 Mrad by biasing middle Si of the Double SOI.
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